Mercurial > templog
annotate main.c @ 363:99e7c2958a06
merge
author | Matt Johnston <matt@ucc.asn.au> |
---|---|
date | Sun, 24 Jun 2012 23:48:25 +0800 |
parents | cfcd200c69da |
children | 5100e0bdadad |
rev | line source |
---|---|
306 | 1 #include <stdio.h> |
2 #include <string.h> | |
319 | 3 #include <stddef.h> |
307 | 4 #include <avr/io.h> |
5 #include <avr/interrupt.h> | |
6 #include <avr/sleep.h> | |
313 | 7 #include <util/delay.h> |
312 | 8 #include <avr/pgmspace.h> |
319 | 9 #include <avr/eeprom.h> |
360
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
10 #include <avr/wdt.h> |
306 | 11 #include <util/crc16.h> |
12 | |
318 | 13 // for DWORD of get_fattime() |
309 | 14 #include "integer.h" |
318 | 15 |
16 #include "simple_ds18b20.h" | |
319 | 17 #include "onewire.h" |
309 | 18 |
306 | 19 // configuration params |
20 // - measurement interval | |
21 // - transmit interval | |
22 // - bluetooth params | |
23 // - number of sensors (and range?) | |
24 | |
307 | 25 // 1 second. we have 1024 prescaler, 32768 crystal. |
308 | 26 #define SLEEP_COMPARE 32 |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
27 // limited to uint16_t |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
28 #define MEASURE_WAKE 60 |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
29 |
319 | 30 #define VALUE_NOSENSOR -9000 |
31 #define VALUE_BROKEN -8000 | |
32 | |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
33 // limited to uint16_t |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
34 #define COMMS_WAKE 3600 // XXX testing |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
35 // limited to uint8_t |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
36 #define WAKE_SECS 60 // XXX testing |
308 | 37 |
316 | 38 #define BAUD 19200 |
313 | 39 #define UBRR ((F_CPU)/8/(BAUD)-1) |
40 | |
41 #define PORT_LED PORTC | |
42 #define DDR_LED DDRC | |
43 #define PIN_LED PC4 | |
307 | 44 |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
45 #define PORT_SHDN PORTD |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
46 #define DDR_SHDN DDRD |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
47 #define PIN_SHDN PD7 |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
48 |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
49 // limited to uint16_t |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
50 // XXX - increasing this to 300 causes strange failures, |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
51 // not sure why |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
52 #define NUM_MEASUREMENTS 280 |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
53 // limited to uint8_t |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
54 #define MAX_SENSORS 3 |
312 | 55 |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
56 // fixed at 8, have a shorter name |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
57 #define ID_LEN OW_ROMCODE_SIZE |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
58 |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
59 // #define HAVE_UART_ECHO |
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
60 |
316 | 61 int uart_putchar(char c, FILE *stream); |
320 | 62 static void long_delay(int ms); |
330
7ac6b8846eea
- some fixes for server code
Matt Johnston <matt@ucc.asn.au>
parents:
328
diff
changeset
|
63 static void blink(); |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
64 static void adc_internal(uint16_t *millivolt_vcc, uint16_t *int_temp); |
320 | 65 |
306 | 66 static FILE mystdout = FDEV_SETUP_STREAM(uart_putchar, NULL, |
67 _FDEV_SETUP_WRITE); | |
68 | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
69 uint16_t crc_out; |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
70 static FILE _crc_stdout = FDEV_SETUP_STREAM(uart_putchar, NULL, |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
71 _FDEV_SETUP_WRITE); |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
72 // convenience |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
73 static FILE *crc_stdout = &_crc_stdout; |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
74 |
323 | 75 static uint16_t n_measurements; |
319 | 76 // stored as decidegrees |
320 | 77 static int16_t measurements[NUM_MEASUREMENTS][MAX_SENSORS]; |
328
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
78 static uint32_t first_measurement_clock; |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
79 // last_measurement_clock is redundant but checks that we're not missing |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
80 // samples |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
81 static uint32_t last_measurement_clock; |
306 | 82 |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
83 // boolean flags |
323 | 84 static uint8_t need_measurement; |
85 static uint8_t need_comms; | |
346 | 86 static uint8_t uart_enabled; |
307 | 87 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
88 // counts down from WAKE_SECS to 0, goes to deep sleep when hits 0 |
323 | 89 static uint8_t comms_timeout; |
307 | 90 |
323 | 91 static uint8_t readpos; |
306 | 92 static char readbuf[30]; |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
93 static uint8_t have_cmd; |
306 | 94 |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
95 static uint16_t measure_count; |
323 | 96 static uint16_t comms_count; |
97 | |
98 static uint32_t clock_epoch; | |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
99 |
319 | 100 // thanks to http://projectgus.com/2010/07/eeprom-access-with-arduino/ |
101 #define eeprom_read_to(dst_p, eeprom_field, dst_size) eeprom_read_block((dst_p), (void *)offsetof(struct __eeprom_data, eeprom_field), (dst_size)) | |
102 #define eeprom_read(dst, eeprom_field) eeprom_read_to((&dst), eeprom_field, sizeof(dst)) | |
103 #define eeprom_write_from(src_p, eeprom_field, src_size) eeprom_write_block((src_p), (void *)offsetof(struct __eeprom_data, eeprom_field), (src_size)) | |
104 #define eeprom_write(src, eeprom_field) { eeprom_write_from(&src, eeprom_field, sizeof(src)); } | |
105 | |
106 #define EXPECT_MAGIC 0x67c9 | |
107 | |
108 struct __attribute__ ((__packed__)) __eeprom_data { | |
109 uint16_t magic; | |
110 uint8_t n_sensors; | |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
111 uint8_t sensor_id[MAX_SENSORS][ID_LEN]; |
319 | 112 }; |
113 | |
314 | 114 #define DEBUG(str) printf_P(PSTR(str)) |
115 | |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
116 static void deep_sleep(); |
307 | 117 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
118 // Very first setup |
324 | 119 static void |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
120 setup_chip() |
324 | 121 { |
360
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
122 cli(); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
123 |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
124 // stop watchdog timer (might have been used to cause a reset) |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
125 wdt_reset(); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
126 MCUSR &= ~_BV(WDRF); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
127 WDTCSR |= _BV(WDCE) | _BV(WDE); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
128 WDTCSR = 0; |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
129 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
130 // Set clock to 2mhz |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
131 CLKPR = _BV(CLKPCE); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
132 // divide by 4 |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
133 CLKPR = _BV(CLKPS1); |
358
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
134 |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
135 // enable pullups |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
136 PORTB = 0xff; // XXX change when using SPI |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
137 PORTD = 0xff; |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
138 PORTC = 0xff; |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
139 |
325 | 140 // 3.3v power for bluetooth and SD |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
141 DDR_LED |= _BV(PIN_LED); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
142 DDR_SHDN |= _BV(PIN_SHDN); |
325 | 143 |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
144 // set pullup |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
145 PORTD |= _BV(PD2); |
347 | 146 // INT0 setup |
358
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
147 EICRA = (1<<ISC01); // falling edge - data sheet says it won't work? |
347 | 148 EIMSK = _BV(INT0); |
358
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
149 |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
150 // comparator disable |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
151 ACSR = _BV(ACD); |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
152 |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
153 // disable adc pin input buffers |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
154 DIDR0 = 0x3F; // acd0-adc5 |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
155 DIDR1 = (1<<AIN1D)|(1<<AIN0D); // ain0/ain1 |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
156 |
71d2cc90354a
try a few more power saving measures, untested
Matt Johnston <matt@ucc.asn.au>
parents:
352
diff
changeset
|
157 sei(); |
324 | 158 } |
159 | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
160 static void |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
161 set_aux_power(uint8_t on) |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
162 { |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
163 if (on) |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
164 { |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
165 PORT_SHDN &= ~_BV(PIN_SHDN); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
166 } |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
167 else |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
168 { |
349 | 169 PORT_SHDN |= _BV(PIN_SHDN); |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
170 } |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
171 } |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
172 |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
173 static void |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
174 setup_tick_counter() |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
175 { |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
176 // set up counter2. |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
177 // COM21 COM20 Set OC2 on Compare Match (p116) |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
178 // WGM21 Clear counter on compare |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
179 //TCCR2A = _BV(COM2A1) | _BV(COM2A0) | _BV(WGM21); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
180 // toggle on match |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
181 TCCR2A = _BV(COM2A0); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
182 // CS22 CS21 CS20 clk/1024 |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
183 TCCR2B = _BV(CS22) | _BV(CS21) | _BV(CS20); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
184 // set async mode |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
185 ASSR |= _BV(AS2); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
186 TCNT2 = 0; |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
187 OCR2A = SLEEP_COMPARE; |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
188 // interrupt |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
189 TIMSK2 = _BV(OCIE2A); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
190 } |
324 | 191 |
306 | 192 static void |
313 | 193 uart_on() |
306 | 194 { |
314 | 195 // Power reduction register |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
196 PRR &= ~_BV(PRUSART0); |
314 | 197 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
198 // All of this needs to be done each time after turning off the PRR |
306 | 199 // baud rate |
313 | 200 UBRR0H = (unsigned char)(UBRR >> 8); |
201 UBRR0L = (unsigned char)UBRR; | |
202 // set 2x clock, improves accuracy of UBRR | |
203 UCSR0A |= _BV(U2X0); | |
312 | 204 UCSR0B = _BV(RXCIE0) | _BV(RXEN0) | _BV(TXEN0); |
306 | 205 //8N1 |
313 | 206 UCSR0C = _BV(UCSZ01) | _BV(UCSZ00); |
347 | 207 uart_enabled = 1; |
312 | 208 } |
209 | |
210 static void | |
211 uart_off() | |
212 { | |
213 // Turn of interrupts and disable tx/rx | |
214 UCSR0B = 0; | |
347 | 215 uart_enabled = 0; |
312 | 216 |
217 // Power reduction register | |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
218 PRR |= _BV(PRUSART0); |
306 | 219 } |
220 | |
316 | 221 int |
306 | 222 uart_putchar(char c, FILE *stream) |
223 { | |
347 | 224 if (!uart_enabled) |
225 { | |
226 return EOF; | |
227 } | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
228 // XXX could perhaps sleep in the loop for power. |
314 | 229 if (c == '\n') |
230 { | |
316 | 231 loop_until_bit_is_set(UCSR0A, UDRE0); |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
232 UDR0 = '\r'; |
314 | 233 } |
308 | 234 loop_until_bit_is_set(UCSR0A, UDRE0); |
235 UDR0 = c; | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
236 if (stream == crc_stdout) |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
237 { |
332
05c1249da994
- Move crc16 to utils and fix it
Matt Johnston <matt@ucc.asn.au>
parents:
331
diff
changeset
|
238 crc_out = _crc_ccitt_update(crc_out, c); |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
239 } |
316 | 240 if (c == '\r') |
241 { | |
242 loop_until_bit_is_set(UCSR0A, UDRE0); | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
243 UDR0 = '\n'; |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
244 if (stream == crc_stdout) |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
245 { |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
246 crc_out = _crc_ccitt_update(crc_out, '\n'); |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
247 } |
316 | 248 } |
346 | 249 return (unsigned char)c; |
306 | 250 } |
251 | |
252 static void | |
253 cmd_fetch() | |
254 { | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
255 crc_out = 0; |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
256 uint8_t n_sensors; |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
257 eeprom_read(n_sensors, n_sensors); |
319 | 258 |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
259 uint16_t millivolt_vcc, int_temp; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
260 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
261 adc_internal(&millivolt_vcc, &int_temp); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
262 |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
263 fprintf_P(crc_stdout, PSTR("START\n")); |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
264 fprintf_P(crc_stdout, PSTR("now=%lu\n" |
341
ccab04e2f601
- decrease measurement interval, measure at start
Matt Johnston <matt@ucc.asn.au>
parents:
339
diff
changeset
|
265 "time_step=%hu\n" |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
266 "first_time=%lu\n" |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
267 "last_time=%lu\n" |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
268 "voltage=%hu\n" |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
269 "avrtemp=%hu\n"), |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
270 clock_epoch, |
341
ccab04e2f601
- decrease measurement interval, measure at start
Matt Johnston <matt@ucc.asn.au>
parents:
339
diff
changeset
|
271 (uint16_t)MEASURE_WAKE, |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
272 first_measurement_clock, |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
273 last_measurement_clock, |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
274 millivolt_vcc, |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
275 int_temp |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
276 ); |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
277 fprintf_P(crc_stdout, PSTR("sensors=%u\n"), n_sensors); |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
278 for (uint8_t s = 0; s < n_sensors; s++) |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
279 { |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
280 uint8_t id[ID_LEN]; |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
281 fprintf_P(crc_stdout, PSTR("sensor_id%u="), s); |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
282 eeprom_read_to(id, sensor_id[s], ID_LEN); |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
283 printhex(id, ID_LEN, crc_stdout); |
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
284 fputc('\n', crc_stdout); |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
285 } |
341
ccab04e2f601
- decrease measurement interval, measure at start
Matt Johnston <matt@ucc.asn.au>
parents:
339
diff
changeset
|
286 fprintf_P(crc_stdout, PSTR("measurements=%hu\n"), n_measurements); |
320 | 287 for (uint16_t n = 0; n < n_measurements; n++) |
306 | 288 { |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
289 fprintf_P(crc_stdout, PSTR("meas%hu="), n); |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
290 for (uint8_t s = 0; s < n_sensors; s++) |
319 | 291 { |
341
ccab04e2f601
- decrease measurement interval, measure at start
Matt Johnston <matt@ucc.asn.au>
parents:
339
diff
changeset
|
292 fprintf_P(crc_stdout, PSTR(" %hu"), measurements[n][s]); |
319 | 293 } |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
294 fputc('\n', crc_stdout); |
306 | 295 } |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
296 fprintf_P(crc_stdout, PSTR("END\n")); |
331
5de3fc71ce48
- Make the python work on openwrt
Matt Johnston <matt@ucc.asn.au>
parents:
330
diff
changeset
|
297 fprintf_P(stdout, PSTR("CRC=%hu\n"), crc_out); |
306 | 298 } |
299 | |
300 static void | |
301 cmd_clear() | |
302 { | |
313 | 303 n_measurements = 0; |
338 | 304 printf_P(PSTR("cleared\n")); |
306 | 305 } |
306 | |
307 static void | |
308 cmd_btoff() | |
309 { | |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
310 comms_count = 0; |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
311 printf_P(PSTR("off:%hu\n"), COMMS_WAKE); |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
312 _delay_ms(100); |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
313 comms_timeout = 0; |
306 | 314 } |
315 | |
316 static void | |
360
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
317 cmd_awake() |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
318 { |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
319 comms_timeout = WAKE_SECS; |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
320 printf_P(PSTR("awake %hu\n"), WAKE_SECS); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
321 } |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
322 |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
323 static void |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
324 cmd_reset() |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
325 { |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
326 printf_P(PSTR("reset\n")); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
327 _delay_ms(100); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
328 cli(); // disable interrupts |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
329 wdt_enable(WDTO_15MS); // enable watchdog |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
330 while(1); // wait for watchdog to reset processor |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
331 } |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
332 |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
333 static void |
318 | 334 cmd_measure() |
335 { | |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
336 printf_P(PSTR("measuring\n")); |
318 | 337 need_measurement = 1; |
338 } | |
339 | |
340 static void | |
341 cmd_sensors() | |
342 { | |
343 uint8_t ret = simple_ds18b20_start_meas(NULL); | |
320 | 344 printf_P(PSTR("All sensors, ret %d, waiting...\n"), ret); |
345 long_delay(DS18B20_TCONV_12BIT); | |
318 | 346 simple_ds18b20_read_all(); |
347 } | |
348 | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
349 #if 0 |
319 | 350 // 0 on success |
351 static uint8_t | |
352 get_hex_string(const char *hex, uint8_t *out, uint8_t size) | |
353 { | |
354 uint8_t upper; | |
355 uint8_t o; | |
356 for (uint8_t i = 0, z = 0; o < size; i++) | |
357 { | |
358 uint8_t h = hex[i]; | |
359 if (h >= 'A' && h <= 'F') | |
360 { | |
361 // lower case | |
362 h += 0x20; | |
363 } | |
364 uint8_t nibble; | |
365 if (h >= '0' && h <= '9') | |
366 { | |
367 nibble = h - '0'; | |
368 } | |
369 else if (h >= 'a' && h <= 'f') | |
370 { | |
371 nibble = 10 + h - 'a'; | |
372 } | |
373 else if (h == ' ' || h == ':') | |
374 { | |
375 continue; | |
376 } | |
377 else | |
378 { | |
379 printf_P(PSTR("Bad hex 0x%x '%c'\n"), hex[i], hex[i]); | |
380 return 1; | |
381 } | |
382 | |
383 if (z % 2 == 0) | |
384 { | |
385 upper = nibble << 4; | |
386 } | |
387 else | |
388 { | |
389 out[o] = upper | nibble; | |
390 o++; | |
391 } | |
392 | |
393 z++; | |
394 } | |
395 | |
396 if (o != size) | |
397 { | |
398 printf_P(PSTR("Short hex\n")); | |
399 return 1; | |
400 } | |
401 return 0; | |
402 } | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
403 #endif |
319 | 404 |
405 static void | |
406 add_sensor(uint8_t *id) | |
407 { | |
408 uint8_t n; | |
409 eeprom_read(n, n_sensors); | |
410 if (n < MAX_SENSORS) | |
411 { | |
412 cli(); | |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
413 eeprom_write_from(id, sensor_id[n], ID_LEN); |
319 | 414 n++; |
415 eeprom_write(n, n_sensors); | |
416 sei(); | |
417 printf_P(PSTR("Added sensor %d : "), n); | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
418 printhex(id, ID_LEN, stdout); |
319 | 419 putchar('\n'); |
420 } | |
421 else | |
422 { | |
423 printf_P(PSTR("Too many sensors\n")); | |
424 } | |
425 } | |
426 | |
427 static void | |
428 cmd_add_all() | |
429 { | |
347 | 430 uint8_t id[OW_ROMCODE_SIZE]; |
319 | 431 printf_P("Adding all\n"); |
432 ow_reset(); | |
347 | 433 for( uint8_t diff = OW_SEARCH_FIRST; diff != OW_LAST_DEVICE; ) |
434 { | |
435 diff = ow_rom_search( diff, &id[0] ); | |
436 if( diff == OW_PRESENCE_ERR ) { | |
437 printf_P( PSTR("No Sensor found\r") ); | |
438 return; | |
439 } | |
440 | |
441 if( diff == OW_DATA_ERR ) { | |
442 printf_P( PSTR("Bus Error\r") ); | |
443 return; | |
444 } | |
319 | 445 add_sensor(id); |
446 } | |
447 } | |
448 | |
449 static void | |
450 cmd_init() | |
451 { | |
452 printf_P(PSTR("Resetting sensor list\n")); | |
453 uint8_t zero = 0; | |
454 cli(); | |
455 eeprom_write(zero, n_sensors); | |
456 sei(); | |
457 printf_P(PSTR("Done.\n")); | |
458 } | |
459 | |
460 static void | |
461 check_first_startup() | |
462 { | |
463 uint16_t magic; | |
464 eeprom_read(magic, magic); | |
465 if (magic != EXPECT_MAGIC) | |
466 { | |
467 printf_P(PSTR("First boot, looking for sensors...\n")); | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
468 // in case of power fumbles don't want to reset during eeprom write, |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
469 long_delay(2); |
319 | 470 cmd_init(); |
471 cmd_add_all(); | |
320 | 472 cli(); |
473 magic = EXPECT_MAGIC; | |
474 eeprom_write(magic, magic); | |
475 sei(); | |
319 | 476 } |
477 } | |
478 | |
318 | 479 static void |
306 | 480 read_handler() |
481 { | |
312 | 482 if (strcmp_P(readbuf, PSTR("fetch")) == 0) |
306 | 483 { |
484 cmd_fetch(); | |
485 } | |
312 | 486 else if (strcmp_P(readbuf, PSTR("clear")) == 0) |
306 | 487 { |
488 cmd_clear(); | |
489 } | |
312 | 490 else if (strcmp_P(readbuf, PSTR("btoff")) == 0) |
306 | 491 { |
492 cmd_btoff(); | |
493 } | |
318 | 494 else if (strcmp_P(readbuf, PSTR("measure")) == 0) |
495 { | |
496 cmd_measure(); | |
497 } | |
498 else if (strcmp_P(readbuf, PSTR("sensors")) == 0) | |
499 { | |
500 cmd_sensors(); | |
501 } | |
319 | 502 else if (strcmp_P(readbuf, PSTR("addall"))== 0) |
503 { | |
504 cmd_add_all(); | |
505 } | |
360
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
506 else if (strcmp_P(readbuf, PSTR("awake"))== 0) |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
507 { |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
508 cmd_awake(); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
509 } |
319 | 510 else if (strcmp_P(readbuf, PSTR("init")) == 0) |
511 { | |
512 cmd_init(); | |
513 } | |
360
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
514 else if (strcmp_P(readbuf, PSTR("reset")) == 0) |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
515 { |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
516 cmd_reset(); |
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
517 } |
306 | 518 else |
519 { | |
312 | 520 printf_P(PSTR("Bad command\n")); |
306 | 521 } |
522 } | |
523 | |
326
f6b5941b4c34
Untested - calculate crc in uart_putchar
Matt Johnston <matt@ucc.asn.au>
parents:
325
diff
changeset
|
524 ISR(INT0_vect) |
324 | 525 { |
347 | 526 need_comms = 1; |
360
5d86f1182f62
add "awake" and "reset" functions
Matt Johnston <matt@ucc.asn.au>
parents:
358
diff
changeset
|
527 comms_timeout = WAKE_SECS; |
330
7ac6b8846eea
- some fixes for server code
Matt Johnston <matt@ucc.asn.au>
parents:
328
diff
changeset
|
528 blink(); |
7ac6b8846eea
- some fixes for server code
Matt Johnston <matt@ucc.asn.au>
parents:
328
diff
changeset
|
529 _delay_ms(100); |
7ac6b8846eea
- some fixes for server code
Matt Johnston <matt@ucc.asn.au>
parents:
328
diff
changeset
|
530 blink(); |
324 | 531 } |
532 | |
533 | |
308 | 534 ISR(USART_RX_vect) |
306 | 535 { |
308 | 536 char c = UDR0; |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
537 #ifdef HAVE_UART_ECHO |
318 | 538 uart_putchar(c, NULL); |
339
449272fc63a3
- Debug log file for server
Matt Johnston <matt@ucc.asn.au>
parents:
338
diff
changeset
|
539 #endif |
328
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
540 if (c == '\r' || c == '\n') |
306 | 541 { |
328
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
542 if (readpos > 0) |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
543 { |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
544 readbuf[readpos] = '\0'; |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
545 have_cmd = 1; |
328
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
546 readpos = 0; |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
547 } |
306 | 548 } |
549 else | |
550 { | |
551 readbuf[readpos] = c; | |
552 readpos++; | |
553 if (readpos >= sizeof(readbuf)) | |
554 { | |
555 readpos = 0; | |
556 } | |
557 } | |
558 } | |
559 | |
308 | 560 ISR(TIMER2_COMPA_vect) |
307 | 561 { |
320 | 562 TCNT2 = 0; |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
563 measure_count ++; |
347 | 564 comms_count ++; |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
565 |
323 | 566 clock_epoch ++; |
567 | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
568 if (comms_timeout != 0) |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
569 { |
349 | 570 comms_timeout--; |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
571 } |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
572 |
320 | 573 if (measure_count >= MEASURE_WAKE) |
307 | 574 { |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
575 measure_count = 0; |
307 | 576 need_measurement = 1; |
577 } | |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
578 |
347 | 579 if (comms_count >= COMMS_WAKE) |
580 { | |
581 comms_count = 0; | |
582 need_comms = 1; | |
583 } | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
584 |
307 | 585 } |
586 | |
309 | 587 DWORD get_fattime (void) |
588 { | |
589 return 0; | |
590 } | |
591 | |
307 | 592 static void |
593 deep_sleep() | |
594 { | |
595 // p119 of manual | |
308 | 596 OCR2A = SLEEP_COMPARE; |
597 loop_until_bit_is_clear(ASSR, OCR2AUB); | |
307 | 598 |
599 set_sleep_mode(SLEEP_MODE_PWR_SAVE); | |
600 sleep_mode(); | |
601 } | |
602 | |
603 static void | |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
604 idle_sleep() |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
605 { |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
606 set_sleep_mode(SLEEP_MODE_IDLE); |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
607 sleep_mode(); |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
608 } |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
609 |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
610 static void |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
611 adc_internal(uint16_t *millivolt_vcc, uint16_t *int_temp) |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
612 { |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
613 PRR &= ~_BV(PRADC); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
614 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
615 // left adjust |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
616 ADMUX = _BV(ADLAR); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
617 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
618 // ADPS2 = /16 prescaler, 62khz at 1mhz clock |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
619 ADCSRA = _BV(ADEN) | _BV(ADPS2); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
620 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
621 // set to measure 1.1 reference |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
622 ADMUX = _BV(ADLAR) | _BV(MUX3) | _BV(MUX2) | _BV(MUX1); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
623 ADCSRA |= _BV(ADSC); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
624 loop_until_bit_is_clear(ADCSRA, ADSC); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
625 uint8_t low_11 = ADCL; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
626 uint8_t high_11 = ADCH; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
627 uint16_t f_11 = low_11 + (high_11 << 8); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
628 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
629 float res_volts = 1.1 * 1024 / f_11; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
630 *millivolt_vcc = 1000 * res_volts; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
631 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
632 // measure AVR internal temperature against 1.1 ref. |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
633 ADMUX = _BV(ADLAR) | _BV(MUX3) | _BV(REFS1) | _BV(REFS0); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
634 ADCSRA |= _BV(ADSC); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
635 loop_until_bit_is_clear(ADCSRA, ADSC); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
636 uint16_t res_internal = ADCL; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
637 res_internal |= ADCH << 8; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
638 float internal_volts = res_internal * (1.1 / 1024.0); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
639 // decidegrees |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
640 *int_temp = (internal_volts - 2.73) * 1000; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
641 |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
642 PRR |= _BV(PRADC); |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
643 ADCSRA = 0; |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
644 } |
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
645 |
320 | 646 #if 0 |
647 // untested | |
312 | 648 static void |
649 do_adc_335() | |
650 { | |
314 | 651 //PRR &= ~_BV(PRADC); |
312 | 652 |
653 ADMUX = _BV(ADLAR); | |
654 | |
655 // ADPS2 = /16 prescaler, 62khz at 1mhz clock | |
656 ADCSRA = _BV(ADEN) | _BV(ADPS2); | |
657 | |
658 // measure value | |
659 ADCSRA |= _BV(ADSC); | |
660 loop_until_bit_is_clear(ADCSRA, ADSC); | |
661 uint8_t low = ADCL; | |
662 uint8_t high = ADCH; | |
663 uint16_t f_measure = low + (high << 8); | |
664 | |
665 // set to measure 1.1 reference | |
666 ADMUX = _BV(ADLAR) | _BV(MUX3) | _BV(MUX2) | _BV(MUX1); | |
667 ADCSRA |= _BV(ADSC); | |
668 loop_until_bit_is_clear(ADCSRA, ADSC); | |
669 uint8_t low_11 = ADCL; | |
670 uint8_t high_11 = ADCH; | |
671 uint16_t f_11 = low_11 + (high_11 << 8); | |
672 | |
673 float res_volts = 1.1 * f_measure / f_11; | |
674 | |
675 // 10mV/degree | |
676 // scale to 1/5 degree units above 0C | |
677 int temp = (res_volts - 2.73) * 500; | |
319 | 678 // XXX fixme |
679 //measurements[n_measurements] = temp; | |
312 | 680 // XXX something if it hits the limit |
681 | |
682 // measure AVR internal temperature against 1.1 ref. | |
683 ADMUX = _BV(ADLAR) | _BV(MUX3) | _BV(REFS1) | _BV(REFS0); | |
684 ADCSRA |= _BV(ADSC); | |
685 loop_until_bit_is_clear(ADCSRA, ADSC); | |
686 uint16_t res_internal = ADCL; | |
687 res_internal |= ADCH << 8; | |
688 | |
689 float internal_volts = res_internal * (1.1 / 1024.0); | |
690 | |
691 // 1mV/degree | |
692 int internal_temp = (internal_volts - 2.73) * 5000; | |
319 | 693 // XXX fixme |
694 //internal_measurements[n_measurements] = internal_temp; | |
312 | 695 |
696 printf_P("measure %d: external %d, internal %d, 1.1 %d\n", | |
697 n_measurements, temp, internal_temp, f_11); | |
698 | |
699 n_measurements++; | |
314 | 700 //PRR |= _BV(PRADC); |
312 | 701 } |
320 | 702 #endif |
312 | 703 |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
704 static void |
307 | 705 do_measurement() |
706 { | |
319 | 707 uint8_t n_sensors; |
708 eeprom_read(n_sensors, n_sensors); | |
709 | |
361
cfcd200c69da
untested code to log voltage and internal temperature
Matt Johnston <matt@ucc.asn.au>
parents:
360
diff
changeset
|
710 simple_ds18b20_start_meas(NULL); |
319 | 711 _delay_ms(DS18B20_TCONV_12BIT); |
712 | |
713 if (n_measurements == NUM_MEASUREMENTS) | |
714 { | |
715 n_measurements = 0; | |
716 } | |
312 | 717 |
320 | 718 for (uint8_t s = 0; s < MAX_SENSORS; s++) |
319 | 719 { |
720 int16_t decicelsius; | |
320 | 721 if (s >= n_sensors) |
319 | 722 { |
723 decicelsius = VALUE_NOSENSOR; | |
724 } | |
725 else | |
726 { | |
321
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
727 uint8_t id[ID_LEN]; |
df7384336798
Add shutdown handling, print sensors in "fetch" output
Matt Johnston <matt@ucc.asn.au>
parents:
320
diff
changeset
|
728 eeprom_read_to(id, sensor_id[s], ID_LEN); |
319 | 729 |
730 uint8_t ret = simple_ds18b20_read_decicelsius(id, &decicelsius); | |
731 if (ret != DS18X20_OK) | |
732 { | |
733 decicelsius = VALUE_BROKEN; | |
734 } | |
735 } | |
320 | 736 measurements[n_measurements][s] = decicelsius; |
319 | 737 } |
328
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
738 |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
739 if (n_measurements == 0) |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
740 { |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
741 first_measurement_clock = clock_epoch; |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
742 } |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
743 last_measurement_clock = clock_epoch; |
46070aaf29ea
A bit of work on the server python
Matt Johnston <matt@ucc.asn.au>
parents:
326
diff
changeset
|
744 |
320 | 745 n_measurements++; |
318 | 746 //do_adc_335(); |
307 | 747 } |
748 | |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
749 static void |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
750 do_comms() |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
751 { |
347 | 752 // turn on bluetooth |
330
7ac6b8846eea
- some fixes for server code
Matt Johnston <matt@ucc.asn.au>
parents:
328
diff
changeset
|
753 set_aux_power(1); |
313 | 754 uart_on(); |
347 | 755 |
756 // write sd card here? same 3.3v regulator... | |
757 | |
758 for (comms_timeout = WAKE_SECS; comms_timeout > 0; ) | |
759 { | |
312 | 760 if (need_measurement) |
761 { | |
320 | 762 need_measurement = 0; |
312 | 763 do_measurement(); |
349 | 764 continue; |
312 | 765 } |
766 | |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
767 if (have_cmd) |
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
768 { |
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
769 have_cmd = 0; |
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
770 read_handler(); |
349 | 771 continue; |
333
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
772 } |
298e502fdcd4
Add some web server handling
Matt Johnston <matt@ucc.asn.au>
parents:
332
diff
changeset
|
773 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
774 // wait for commands from the master |
347 | 775 idle_sleep(); |
776 } | |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
777 |
312 | 778 uart_off(); |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
779 // in case bluetooth takes time to flush |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
780 _delay_ms(100); |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
781 set_aux_power(0); |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
782 } |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
783 |
313 | 784 static void |
785 blink() | |
786 { | |
787 PORT_LED &= ~_BV(PIN_LED); | |
315 | 788 _delay_ms(1); |
313 | 789 PORT_LED |= _BV(PIN_LED); |
790 } | |
791 | |
792 static void | |
793 long_delay(int ms) | |
794 { | |
795 int iter = ms / 100; | |
796 | |
797 for (int i = 0; i < iter; i++) | |
798 { | |
799 _delay_ms(100); | |
800 } | |
801 } | |
802 | |
314 | 803 ISR(BADISR_vect) |
804 { | |
320 | 805 //uart_on(); |
314 | 806 printf_P(PSTR("Bad interrupt\n")); |
807 } | |
808 | |
306 | 809 int main(void) |
810 { | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
811 setup_chip(); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
812 blink(); |
315 | 813 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
814 set_aux_power(0); |
313 | 815 |
312 | 816 stdout = &mystdout; |
313 | 817 uart_on(); |
818 | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
819 printf(PSTR("Started.\n")); |
319 | 820 |
821 check_first_startup(); | |
822 | |
314 | 823 uart_off(); |
306 | 824 |
312 | 825 // turn off everything except timer2 |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
826 PRR = _BV(PRTWI) | _BV(PRTIM0) | _BV(PRTIM1) | _BV(PRSPI) | _BV(PRUSART0) | _BV(PRADC); |
314 | 827 |
828 // for testing | |
829 uart_on(); | |
830 | |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
831 setup_tick_counter(); |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
832 |
318 | 833 sei(); |
314 | 834 |
331
5de3fc71ce48
- Make the python work on openwrt
Matt Johnston <matt@ucc.asn.au>
parents:
330
diff
changeset
|
835 need_comms = 1; |
341
ccab04e2f601
- decrease measurement interval, measure at start
Matt Johnston <matt@ucc.asn.au>
parents:
339
diff
changeset
|
836 need_measurement = 1; |
331
5de3fc71ce48
- Make the python work on openwrt
Matt Johnston <matt@ucc.asn.au>
parents:
330
diff
changeset
|
837 |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
838 for(;;) |
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
839 { |
307 | 840 if (need_measurement) |
841 { | |
320 | 842 need_measurement = 0; |
307 | 843 do_measurement(); |
347 | 844 continue; |
307 | 845 } |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
846 |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
847 if (need_comms) |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
848 { |
322
840f51824254
untested, add comms timeout code
Matt Johnston <matt@ucc.asn.au>
parents:
321
diff
changeset
|
849 need_comms = 0; |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
850 do_comms(); |
347 | 851 continue; |
310
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
852 } |
0a64532c1de1
Fill out more main.c structure
Matt Johnston <matt@ucc.asn.au>
parents:
309
diff
changeset
|
853 |
347 | 854 deep_sleep(); |
352
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
855 if (clock_epoch % 60 == 0) |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
856 { |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
857 blink(); |
99f8b97a9449
Use the PRR etc, set value to proper ones
Matt Johnston <matt@ucc.asn.au>
parents:
349
diff
changeset
|
858 } |
306 | 859 } |
318 | 860 |
306 | 861 return 0; /* never reached */ |
862 } |